Frame Selection
Each CLIO module copies the complete data stream to all units in the chain. The decrease of computing power and bandwidth in each PC is performed by the hardware applet in the microEnable IV FPGA. You have two parameters to control the selection of frames transferred to main memory. Both parameters are 8 Bit integers that can be set via the microEnable IV SDK and in microDisplay.
Examples: